China’s New Memory Platform Promises 50% More Chips per Wafer — The DRAM Race Just Tightened
CXMT says its fifth-generation DRAM platform is in mass production, with 11.95nm feature spacing and at least 50% more gross dies per wafer than its prior generation.